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Introduction 
A large scale collective system implementing a specific model for associative memory was 
described by Hopfield [1]. A circuit model for this operation is illustrated in Figure 1, and 
consists of three major components. A collection of active gain elements (called amplifiers or 
"neurons ~ ) with gain function V = g(v) are connected by a passive interconnect matrix which 
provides unidirectional excitatory or inhibitory connections (~synapses ~ ) between the output 
of one neuron and the input to another. The strength of this interconnection is given by the 
conductance G~y -- GoTq. The requirements placed on the gain function g(v) are not very severe 
[2], and easily met by VLSI-realizable amplifiers. The third circuit element is the capacitances 
that determine the time evolution of the system, and are modelled as lumped capacitances. 
This formulation leads to the equations of motion shown in Figure 2, and to a Liapunov 
energy function which determines the dynamics of the system, and predicts the location of 
stable states (memories) in the case of a symmetric matrix T. 
Gii 
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Figure 1: Circuit model for Hopfield system 
dv~ N V. c .  -~  = E i=~ r  j - ~,,} 
= Z~: l  v,i(~g(~j) - ~,) 
E = -{ G,  Z ;  v ,? ,v~ 
OE < 0 and OE c~V~ 
a~ - -~-f = o =~ -~ = o 
Figure 2: Differential Equations of Motion 
VLSI Restrictions 
Since collective systems exhibit interesting lobal properties as a consequence of having 
large numbers of individually simple elements, implementation with very large scale integration 
(VLSI) circuit technology appears very suitable. There are, however, a number of technology- 
dependent limitations that are introduced by such a choice. 
Cost 
The principal cost measure in VLSI is area. Even with the use of die-stitching techniques, 
there exists a physical limit on the maximum axea a circuit can occupy. Also) the off-chip 
environment is quite different from the internal circuit, for electrical reasons. This fact, coupled 
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with the fundamental restriction on I/O pads, makes it desirable to integrate an eatire system 
on a single chip. 
Analog electronics, by exploiting the intrinsic physics of native devices, generally occupy 
less area per function than an implementation using a digital abstraction. For example, an 
analog differential-input multiplier may require as few as 8 transistors to perform the relatively 
complex calculation (y = k(zl + - xl- ) (x2+ - x2-) ). Furthermore, there is none of the overhead 
associated with mapping what is essentially a continuous problem into a discrete-time (sampled 
digital) system. 
Power 
A common complaint about analog computing elements i that their power consumption is 
high, due to a desire for maximum linearity at high operating speeds, and because discrete (off. 
chip) components present relatively highly capacitive loads. In a VLSI context, power dissipation 
must be limited to a few watts (for conventional packaging technologies). However, collective 
circuits implemented entirely on one die have no requirements o drive external loads, do not 
have to be particularly fast, and value symmetry much more highly than lineacity. 
It is important to note that the Hopfield circuit model exhibits non-zero power dissipation 
even after convergence is reached, and the computation is nominally terminated. Forsystems of 
several hundred amplifiers, it is not possible to build interconnect matrices of tens of thousands 
of resistors without explicitly limiting the power consumption of the amplifiers. A commonly 
suggested alternative, computation by current summing, is even more impractical, as the num- 
ber of (power dissipating} current injectors that must be controlled scales with the number of 
synapses. 
The approach we have taken to permit the implementation of large arrays is to limit the 
current consumption of the amplifiers, guaranteed by keeping most of the MOS devices in a 
subthreshold regime of operation [3]. For sufficiently low gate voltages (less than the so-called 
"threshold voltage', below which the digital abstraction of transistor operation classifies the 
transistor as %if"), the drain current is exponential in the gate voltage. This behavior is exactly 
the same (and indeed, the physics are identical) as bipolar transistors exhibit throughout their 
operating range, with the additional benefit that MOS transistors draw no gate current. 
ffi 24.4~ 
2 
0 
Relative Current Difference (g of Average) 
Figure 3: Full wafer current variation in 3x3 micron MOS transistors 
Parameter Variation 
An additional complication is introduced in the case of very small devices, where statistical 
or systematic doping variations can affect their transfer characteristics by significant amounts. 
These variations are particularly evident in the case of fabrication lines intended for digital 
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chips (which are relatively insensitive to such variation). If an analog design methodology is 
used that requires currents to be precisely matched or subtracted, it is* unlikely that sufficient 
accuracy can be obtained with single small transistors. The degree of variation to be expected is 
illustrated in Figure 3 [4], which shows the drain currents of identically biased MOS transistors 
from a typical MOSIS [5] digital process. When differences between adjacent transistor currents 
are taken (Figure 4), the variation i relative current differences i substantial, and indicates 
(in this case) a fairly random process, as opposed to some longer-range (die-soMe) systematic 
variation. These variations can be minimized by using larger transistors (Figure 5), or by relying 
on statistical numbers of transistors to participate in a computation. 
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Figure 4: Variation in adjacent 3x3p MOST Figure 5: Variation in adjacent 24x24/~ MOST 
~rthermore, it is clear that a computational scheme must be designed that is robust against 
such variation, and that displays a high tolerance to noise. Such claims are commonly made of 
collective systems; they must be carefully examined, however, in light of the actual implemen- 
tation. 
VLS I  Imp lementat ions  
The two principal implementation issues that have yet to be addressed are the requirement for 
negative valued resistive el ments for inhibitory connections, and the desire for symmetrical large 
signal behaviors to maximize noise margins. Together, these considerations led to the adoption 
of amplifiers with differential input stages, and complementary outputs. The symmetry of the 
resulting dual rail signal representation makes any element with sufficient gain adequate for the 
amplifier. For the first implementation, we picked the simplest element possible, the nMOS 
inverter. There is a controllable interconnection between the inverters, which can be used to 
enforce to varying degrees the complementarity of the outputs. Figure 6 shows the schematic of 
the amplifier, with the cross-couple network implemented as two cross-connected NAND gates. 
Input pass transistors, marked as gated on ~l are used to disconnect the inverters from the 
matrix, allowing the state of the system to be latched ynamically. 
Figure 7 shows test data illustrating the transfer function of the actual amplifier. The output 
of the amplifier is plotted as a function of its input; all data are normalized to voltage rails of 
-1  to +1, and the differential nature of the inputs has been explicitly incorporated into the 
plot. As expected, the plot is symmetrical. 
The other major component of the design is the interconnection element (Figure 8). Each 
~j" has 4 pass transistors, operating in their ohmic (resistive) regime, and is capable of 3 inter- 
connection strengths (-1, 0, +1). The ~2 line is used to selectively disconnect the matrix, and, 
in conjunction with the ~1 line, is used to single-step through the chip's operation. 
Nothing more would be required, if it were not for the desire to dynamically change the 
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Figure 6: nMOS amplifier schematic Figure 7: Amplifier transfer function 
programming of the matrix. For the nMOS prototype, we opted for programmability b  a 
generalized outer product scheme in which any two vectors may be multiplied (Figure 9). Each 
matrix element is stored at the corresponding interconnection element. The component of the 
cross product is generated at each Tiy site (by a simple AND pass network), and is added to the 
previous T~j value, which is then stored in the tri-stable memory element. 
This addition operation is truncating (addition table in Figure 10); it is not associative in the 
algebraic sense, but symmetry is preserved (if only symmetrical matrices are added). Simulation 
had indicated that the clipped T O. matrix would not greatly impact he capacity of the system 
as a whole; this observation has been verified experimentally. 
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~ " x ; 
I I 
vl Clear t-~ 
~.__ -~ -1  
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Adder l 
[i i 
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Figure 8: ~j Element Figure 9: ~j  Block Diagram 
The entire programmable T~j element contained 41 transistors. At any time, only four 
of these (the dual-rail interconnect transistors in the corners of Figure 8) participate in the 
association process; the rest of the circuitry is dedicated to providing programmability. 
Testing the nMOS prototype 
A design containing 22 active elements, and a fuU interconnect matrix (462 elements) was 
fabricated using MOSIS' 4pm featnre size nMOS technology. The entire project measured 
6700/~m by 5700pro, and required 53 I/O pads. The completed ASSOCMEM chip is shown in 
Figure 11. 
The chip worked immediately, with 3 memories being routinely programmable. More rarely, 
4 memories were possible, for carefuUy chosen (i.e. nearly orthogonal) vectors. These capacities 
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Present State 
-1 0 +1 
-kl 0 -kl +1 
Outer 
Product 0 -1 0 +1 
-1 -1 -1 0 
Next 
State 
Figure 10: Truncating adder table Figure II: The ASSOCMEM 
do not include the complements of the desired memories, which are themselves stable due to the 
symmetry of the system. 
With two memories in the system, if the starting state is any closer to either of the memories, 
the system was found to converge directly into that stable state. Figure 12 plots the probability 
of falling into each of two randomly chosen memories, as a function of the Hamming distance 
from the initial state to the memories. 
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Figure 12: Plot of Convergence Probability 
Figure 13 shows an incremental association in progress. By  driving the r and r lines 
with a 2-phase non-overlapping clock, the inputs and outputs of the amplifiers are selectively 
connected to the matrix. Thus, the association can be halted, and a discrete notion of time 
is introduced. In the example shown, the initial state is intermediate between two memories. 
Within one cycle, the common bits between the two memories become active. The system is 
now at a metastable point, and takes 2 cycles to evolve away from it, finally settling in one of 
the memories. 
It is worth mentioning that when run in continuous mode, we were never able to detect 
an association still in progress after the 50#s that our instrumentation required to switch from 
driving to monitoring the I/O lines. 
Finally, Figure 14 deals with the issue of fault tolerance. This chip had over 40% of its ~ j  
elements unprogrammable, yet could still associate to one of 2 stored states. Of the 10 chips 
returned by MOSIS, all bad one particular element malfunction, 2 had no other elements fail, 
and the others ranged from 2% (10) to 12% (54) bad, excluding the chip in Figure 14. All could 
store at least 2 memories. 
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Memory  1 = 0011110000111100001111 
Memory  2 ---- 0000000000111111111111 
Star t ing  State = 0000000000000000001111 
I te ra t ion  0: V = 0000000000000000001111 
I te ra t ion  1: V = 0000000000111100001111 
I te ra t ion  2: V = 0000000000111100001111 
I te ra t ion  3: V = 0001010000111100001111 
I te ra t ion  4: V = 0011110000111100001111 
Figure 13: Incremental ssociation Figure 14: ~ j  yield 
Conc lus ions  
Collective systems exhibit many appealing properties, including robustness and fault ol- 
erance, an ability to deal with ill-posed problems and noisy data, which conventional digital 
architectures do not. Thus, neural computation suggests a design methodology that may per- 
mit the application of VLSI to difficult perception problems, such as vision and audition, with 
fault tolerance permitting wafer-scale processing surfaces. 
Research is proceeding on alternative design techniques. The associative memory design has 
been transferred to subthreshold CMOS, and a 289 neuron chip has been fabricated. Arranged 
as a 17x17 pixel array, a subset of the ASCII character set has been programmed as memories. 
Testing is proceeding. 
Finally, as feature sizes continue to shrink to the lpm range, the design of chips containing 
1000 fully-interconnected n urons becomes feasible. Such chips would represent viable tools to 
assist in the modelling of neural networks, by providing an efficient computational implementa- 
tion. 
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